A Novel Built-In Self-Repair Scheme for 3D Memory
نویسندگان
چکیده
منابع مشابه
A Novel Built-In Self-Repair Approach for Embedded RAMs
In this paper, a novel built-in self-repair approach, block-level reconfiguration architecture, is proposed. Our approach is based on the concept of divided word line (DWL) for high-capacity memories, including SRAMs and DRAMs. This concept is widely used in low-power memory designs. However, the characteristics of divided word line memories have not been used for fault-tolerant applications. T...
متن کاملA Built-In Self-Repair Scheme for Semiconductor Memories with 2-D Redundancy
Embedded memories are among the most widely used cores in current system-on-chip (SOC) implementations. Memory cores usually occupy a significant portion of the chip area, and dominate the manufacturing yield of the chip. Efficient yield-enhancement techniques for embedded memories thus are important for SOC. In this paper we present a built-in self-repair (BISR) scheme for semiconductor memori...
متن کاملHarnessing an FPGA for Built-in Self-Repair in a 3D Die Stack
One of the main problems preventing the large scale manufacturing of 3D integrated circuits is the difficulty in testing die and obtaining high yields. However, a 3D stack also provides new opportunities for repair. If a die containing programmable logic is included in the stack, it may be harnessed to bypass defective components of other dies. In this paper, we propose the use of an FPGA die t...
متن کاملA Memory Built-In Self-Repair for High Defect Densities Based on Error Polarities
This paper presents the architecture of a new memory Built-In Self-Repair approach targeting memories affected by high defect densities (several orders of magnitude higher than in current technologies). Such repair scheme is suitable for building memories in nano-technologies, which are subject to very high defect densities. The new approach allows combining two defected units to create a fault...
متن کاملA New Approach to Programmable Memory Built-In Self Test Scheme
The design and architecture of a reconngurable memory BIST unit is presented. The proposed memory BIST unit could accommodate changes in the test algorithm with no impact to the hardware. Diierent types of march test algorithms could be realized using the proposed memory BIST unit and the proposed architecture allows addition and elimination of the memory BIST components. Therefore memories wit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2019
ISSN: 2169-3536
DOI: 10.1109/access.2019.2917195